FreeRTOS port on GAP8/RISC-V
|
Functions | |
static uint32_t | secured_riscv_debug_ctrl_get (uint32_t base) |
static void | secured_riscv_debug_ctrl_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_hit_get (uint32_t base) |
static void | secured_riscv_debug_hit_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_ie_get (uint32_t base) |
static void | secured_riscv_debug_ie_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_cause_get (uint32_t base) |
static void | secured_riscv_debug_cause_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_npc_get (uint32_t base) |
static void | secured_riscv_debug_npc_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_ppc_get (uint32_t base) |
static void | secured_riscv_debug_ppc_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr0_get (uint32_t base) |
static void | secured_riscv_debug_gpr0_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr1_get (uint32_t base) |
static void | secured_riscv_debug_gpr1_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr2_get (uint32_t base) |
static void | secured_riscv_debug_gpr2_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr3_get (uint32_t base) |
static void | secured_riscv_debug_gpr3_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr4_get (uint32_t base) |
static void | secured_riscv_debug_gpr4_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr5_get (uint32_t base) |
static void | secured_riscv_debug_gpr5_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr6_get (uint32_t base) |
static void | secured_riscv_debug_gpr6_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr7_get (uint32_t base) |
static void | secured_riscv_debug_gpr7_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr8_get (uint32_t base) |
static void | secured_riscv_debug_gpr8_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr9_get (uint32_t base) |
static void | secured_riscv_debug_gpr9_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr10_get (uint32_t base) |
static void | secured_riscv_debug_gpr10_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr11_get (uint32_t base) |
static void | secured_riscv_debug_gpr11_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr12_get (uint32_t base) |
static void | secured_riscv_debug_gpr12_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr13_get (uint32_t base) |
static void | secured_riscv_debug_gpr13_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr14_get (uint32_t base) |
static void | secured_riscv_debug_gpr14_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr15_get (uint32_t base) |
static void | secured_riscv_debug_gpr15_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr16_get (uint32_t base) |
static void | secured_riscv_debug_gpr16_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr17_get (uint32_t base) |
static void | secured_riscv_debug_gpr17_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr18_get (uint32_t base) |
static void | secured_riscv_debug_gpr18_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr19_get (uint32_t base) |
static void | secured_riscv_debug_gpr19_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr20_get (uint32_t base) |
static void | secured_riscv_debug_gpr20_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr21_get (uint32_t base) |
static void | secured_riscv_debug_gpr21_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr22_get (uint32_t base) |
static void | secured_riscv_debug_gpr22_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr23_get (uint32_t base) |
static void | secured_riscv_debug_gpr23_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr24_get (uint32_t base) |
static void | secured_riscv_debug_gpr24_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr25_get (uint32_t base) |
static void | secured_riscv_debug_gpr25_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr26_get (uint32_t base) |
static void | secured_riscv_debug_gpr26_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr27_get (uint32_t base) |
static void | secured_riscv_debug_gpr27_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr28_get (uint32_t base) |
static void | secured_riscv_debug_gpr28_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr29_get (uint32_t base) |
static void | secured_riscv_debug_gpr29_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr30_get (uint32_t base) |
static void | secured_riscv_debug_gpr30_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_gpr31_get (uint32_t base) |
static void | secured_riscv_debug_gpr31_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_csr_mstatus_get (uint32_t base) |
static void | secured_riscv_debug_csr_mstatus_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_csr_mtvec_get (uint32_t base) |
static void | secured_riscv_debug_csr_mtvec_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_csr_mepc_get (uint32_t base) |
static void | secured_riscv_debug_csr_mepc_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_csr_mcause_get (uint32_t base) |
static void | secured_riscv_debug_csr_mcause_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_csr_pccr_get (uint32_t base) |
static void | secured_riscv_debug_csr_pccr_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_csr_pcer_get (uint32_t base) |
static void | secured_riscv_debug_csr_pcer_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_csr_pcmr_get (uint32_t base) |
static void | secured_riscv_debug_csr_pcmr_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_csr_hwlp0s_get (uint32_t base) |
static void | secured_riscv_debug_csr_hwlp0s_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_csr_hwlp0e_get (uint32_t base) |
static void | secured_riscv_debug_csr_hwlp0e_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_csr_hwlp0c_get (uint32_t base) |
static void | secured_riscv_debug_csr_hwlp0c_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_csr_hwlp1s_get (uint32_t base) |
static void | secured_riscv_debug_csr_hwlp1s_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_csr_hwlp1e_get (uint32_t base) |
static void | secured_riscv_debug_csr_hwlp1e_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_csr_hwlp1c_get (uint32_t base) |
static void | secured_riscv_debug_csr_hwlp1c_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_csr_privlv_get (uint32_t base) |
static void | secured_riscv_debug_csr_privlv_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_csr_uhartid_get (uint32_t base) |
static void | secured_riscv_debug_csr_uhartid_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_csr_mhartid_get (uint32_t base) |
static void | secured_riscv_debug_csr_mhartid_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_csr_ustatus_get (uint32_t base) |
static void | secured_riscv_debug_csr_ustatus_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_csr_utvec_get (uint32_t base) |
static void | secured_riscv_debug_csr_utvec_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_csr_uepc_get (uint32_t base) |
static void | secured_riscv_debug_csr_uepc_set (uint32_t base, uint32_t value) |
static uint32_t | secured_riscv_debug_csr_ucause_get (uint32_t base) |
static void | secured_riscv_debug_csr_ucause_set (uint32_t base, uint32_t value) |
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_CAUSE_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_CAUSE_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_CSR_HWLP0C_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_CSR_HWLP0C_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_CSR_HWLP0E_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_CSR_HWLP0E_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_CSR_HWLP0S_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_CSR_HWLP0S_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_CSR_HWLP1C_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_CSR_HWLP1C_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_CSR_HWLP1E_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_CSR_HWLP1E_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_CSR_HWLP1S_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_CSR_HWLP1S_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_CSR_MCAUSE_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_CSR_MCAUSE_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_CSR_MEPC_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_CSR_MEPC_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_CSR_MHARTID_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_CSR_MHARTID_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_CSR_MSTATUS_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_CSR_MSTATUS_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_CSR_MTVEC_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_CSR_MTVEC_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_CSR_PCCR_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_CSR_PCCR_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_CSR_PCER_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_CSR_PCER_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_CSR_PCMR_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_CSR_PCMR_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_CSR_PRIVLV_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_CSR_PRIVLV_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_CSR_UCAUSE_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_CSR_UCAUSE_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_CSR_UEPC_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_CSR_UEPC_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_CSR_UHARTID_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_CSR_UHARTID_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_CSR_USTATUS_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_CSR_USTATUS_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_CSR_UTVEC_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_CSR_UTVEC_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_CTRL_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_CTRL_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR0_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR0_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR10_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR10_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR11_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR11_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR12_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR12_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR13_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR13_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR14_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR14_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR15_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR15_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR16_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR16_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR17_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR17_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR18_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR18_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR19_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR19_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR1_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR1_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR20_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR20_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR21_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR21_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR22_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR22_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR23_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR23_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR24_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR24_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR25_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR25_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR26_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR26_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR27_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR27_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR28_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR28_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR29_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR29_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR2_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR2_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR30_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR30_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR31_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR31_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR3_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR3_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR4_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR4_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR5_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR5_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR6_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR6_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR7_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR7_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR8_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR8_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_GPR9_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_GPR9_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_HIT_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_HIT_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_IE_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_IE_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_NPC_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_NPC_OFFSET.
|
inlinestatic |
References GAP_READ, and SECURED_RISCV_DEBUG_PPC_OFFSET.
|
inlinestatic |
References GAP_WRITE, and SECURED_RISCV_DEBUG_PPC_OFFSET.