|
#define | UDMA_HYPER_RX_DEST_DEST_GET(value) |
|
#define | UDMA_HYPER_RX_DEST_DEST_GETS(value) |
|
#define | UDMA_HYPER_RX_DEST_DEST_SET(value, field) |
|
#define | UDMA_HYPER_RX_DEST_DEST(val) |
|
#define | UDMA_HYPER_RX_DEST_DEST_STREAM_GET(value) |
|
#define | UDMA_HYPER_RX_DEST_DEST_STREAM_GETS(value) |
|
#define | UDMA_HYPER_RX_DEST_DEST_STREAM_SET(value, field) |
|
#define | UDMA_HYPER_RX_DEST_DEST_STREAM(val) |
|
#define | UDMA_HYPER_TX_DEST_DEST_GET(value) |
|
#define | UDMA_HYPER_TX_DEST_DEST_GETS(value) |
|
#define | UDMA_HYPER_TX_DEST_DEST_SET(value, field) |
|
#define | UDMA_HYPER_TX_DEST_DEST(val) |
|
#define | UDMA_HYPER_TX_DEST_DEST_STREAM_GET(value) |
|
#define | UDMA_HYPER_TX_DEST_DEST_STREAM_GETS(value) |
|
#define | UDMA_HYPER_TX_DEST_DEST_STREAM_SET(value, field) |
|
#define | UDMA_HYPER_TX_DEST_DEST_STREAM(val) |
|
#define | UDMA_HYPER_TRANS_MODE_AUTO_ENA_GET(value) |
|
#define | UDMA_HYPER_TRANS_MODE_AUTO_ENA_GETS(value) |
|
#define | UDMA_HYPER_TRANS_MODE_AUTO_ENA_SET(value, field) |
|
#define | UDMA_HYPER_TRANS_MODE_AUTO_ENA(val) |
|
#define | UDMA_HYPER_TRANS_MODE_XIP_EN_GET(value) |
|
#define | UDMA_HYPER_TRANS_MODE_XIP_EN_GETS(value) |
|
#define | UDMA_HYPER_TRANS_MODE_XIP_EN_SET(value, field) |
|
#define | UDMA_HYPER_TRANS_MODE_XIP_EN(val) |
|
#define | UDMA_HYPER_TRANS_MODE_STREAM_EN_GET(value) |
|
#define | UDMA_HYPER_TRANS_MODE_STREAM_EN_GETS(value) |
|
#define | UDMA_HYPER_TRANS_MODE_STREAM_EN_SET(value, field) |
|
#define | UDMA_HYPER_TRANS_MODE_STREAM_EN(val) |
|
#define | UDMA_HYPER_TRANS_MODE_STREAM_XIP_EN_GET(value) |
|
#define | UDMA_HYPER_TRANS_MODE_STREAM_XIP_EN_GETS(value) |
|
#define | UDMA_HYPER_TRANS_MODE_STREAM_XIP_EN_SET(value, field) |
|
#define | UDMA_HYPER_TRANS_MODE_STREAM_XIP_EN(val) |
|
#define | UDMA_HYPER_TRANS_MODE_XIP_HALTED_GET(value) |
|
#define | UDMA_HYPER_TRANS_MODE_XIP_HALTED_GETS(value) |
|
#define | UDMA_HYPER_TRANS_MODE_XIP_HALTED_SET(value, field) |
|
#define | UDMA_HYPER_TRANS_MODE_XIP_HALTED(val) |
|
#define | UDMA_HYPER_TRANS_ADDR_ADDR_GET(value) |
|
#define | UDMA_HYPER_TRANS_ADDR_ADDR_GETS(value) |
|
#define | UDMA_HYPER_TRANS_ADDR_ADDR_SET(value, field) |
|
#define | UDMA_HYPER_TRANS_ADDR_ADDR(val) |
|
#define | UDMA_HYPER_TRANS_SIZE_SIZE_GET(value) |
|
#define | UDMA_HYPER_TRANS_SIZE_SIZE_GETS(value) |
|
#define | UDMA_HYPER_TRANS_SIZE_SIZE_SET(value, field) |
|
#define | UDMA_HYPER_TRANS_SIZE_SIZE(val) |
|
#define | UDMA_HYPER_TRANS_CFG_RXTX_GET(value) |
|
#define | UDMA_HYPER_TRANS_CFG_RXTX_GETS(value) |
|
#define | UDMA_HYPER_TRANS_CFG_RXTX_SET(value, field) |
|
#define | UDMA_HYPER_TRANS_CFG_RXTX(val) |
|
#define | UDMA_HYPER_TRANS_CFG_VALID_GET(value) |
|
#define | UDMA_HYPER_TRANS_CFG_VALID_GETS(value) |
|
#define | UDMA_HYPER_TRANS_CFG_VALID_SET(value, field) |
|
#define | UDMA_HYPER_TRANS_CFG_VALID(val) |
|
#define | UDMA_HYPER_OSPI_CMD_XIP_CMD_GET(value) |
|
#define | UDMA_HYPER_OSPI_CMD_XIP_CMD_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CMD_XIP_CMD_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CMD_XIP_CMD(val) |
|
#define | UDMA_HYPER_OSPI_CMD_XIP_SDIO_CMD_RSP_TYPE_GET(value) |
|
#define | UDMA_HYPER_OSPI_CMD_XIP_SDIO_CMD_RSP_TYPE_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CMD_XIP_SDIO_CMD_RSP_TYPE_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CMD_XIP_SDIO_CMD_RSP_TYPE(val) |
|
#define | UDMA_HYPER_OSPI_CMD_XIP_SDIO_CMD_OP_GET(value) |
|
#define | UDMA_HYPER_OSPI_CMD_XIP_SDIO_CMD_OP_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CMD_XIP_SDIO_CMD_OP_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CMD_XIP_SDIO_CMD_OP(val) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_CMD_SIZE_GET(value) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_CMD_SIZE_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_CMD_SIZE_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_CMD_SIZE(val) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_ADDR_SIZE_GET(value) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_ADDR_SIZE_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_ADDR_SIZE_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_ADDR_SIZE(val) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_LINE_GET(value) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_LINE_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_LINE_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_LINE(val) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_CMD_DTR_STR_GET(value) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_CMD_DTR_STR_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_CMD_DTR_STR_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_CMD_DTR_STR(val) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_ADDR_DTR_STR_GET(value) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_ADDR_DTR_STR_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_ADDR_DTR_STR_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_ADDR_DTR_STR(val) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_DATA_DTR_STR_GET(value) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_DATA_DTR_STR_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_DATA_DTR_STR_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_DATA_DTR_STR(val) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_DATA_DTR_MSB_GET(value) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_DATA_DTR_MSB_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_DATA_DTR_MSB_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CFG_XIP_DATA_DTR_MSB(val) |
|
#define | UDMA_HYPER_EXT_ADDR_SADDR_GET(value) |
|
#define | UDMA_HYPER_EXT_ADDR_SADDR_GETS(value) |
|
#define | UDMA_HYPER_EXT_ADDR_SADDR_SET(value, field) |
|
#define | UDMA_HYPER_EXT_ADDR_SADDR(val) |
|
#define | UDMA_HYPER_EXT_ADDR_REG_ACCESS_GET(value) |
|
#define | UDMA_HYPER_EXT_ADDR_REG_ACCESS_GETS(value) |
|
#define | UDMA_HYPER_EXT_ADDR_REG_ACCESS_SET(value, field) |
|
#define | UDMA_HYPER_EXT_ADDR_REG_ACCESS(val) |
|
#define | UDMA_HYPER_TIMING_CFG_LATENCY0_GET(value) |
|
#define | UDMA_HYPER_TIMING_CFG_LATENCY0_GETS(value) |
|
#define | UDMA_HYPER_TIMING_CFG_LATENCY0_SET(value, field) |
|
#define | UDMA_HYPER_TIMING_CFG_LATENCY0(val) |
|
#define | UDMA_HYPER_TIMING_CFG_LATENCY1_GET(value) |
|
#define | UDMA_HYPER_TIMING_CFG_LATENCY1_GETS(value) |
|
#define | UDMA_HYPER_TIMING_CFG_LATENCY1_SET(value, field) |
|
#define | UDMA_HYPER_TIMING_CFG_LATENCY1(val) |
|
#define | UDMA_HYPER_TIMING_CFG_RW_RECOVERY_GET(value) |
|
#define | UDMA_HYPER_TIMING_CFG_RW_RECOVERY_GETS(value) |
|
#define | UDMA_HYPER_TIMING_CFG_RW_RECOVERY_SET(value, field) |
|
#define | UDMA_HYPER_TIMING_CFG_RW_RECOVERY(val) |
|
#define | UDMA_HYPER_TIMING_CFG_RWDS_DELAY_GET(value) |
|
#define | UDMA_HYPER_TIMING_CFG_RWDS_DELAY_GETS(value) |
|
#define | UDMA_HYPER_TIMING_CFG_RWDS_DELAY_SET(value, field) |
|
#define | UDMA_HYPER_TIMING_CFG_RWDS_DELAY(val) |
|
#define | UDMA_HYPER_TIMING_CFG_ADDITIONAL_LATENCY_AUTOCHECK_EN_GET(value) |
|
#define | UDMA_HYPER_TIMING_CFG_ADDITIONAL_LATENCY_AUTOCHECK_EN_GETS(value) |
|
#define | UDMA_HYPER_TIMING_CFG_ADDITIONAL_LATENCY_AUTOCHECK_EN_SET(value, field) |
|
#define | UDMA_HYPER_TIMING_CFG_ADDITIONAL_LATENCY_AUTOCHECK_EN(val) |
|
#define | UDMA_HYPER_TIMING_CFG_CS_MAX_GET(value) |
|
#define | UDMA_HYPER_TIMING_CFG_CS_MAX_GETS(value) |
|
#define | UDMA_HYPER_TIMING_CFG_CS_MAX_SET(value, field) |
|
#define | UDMA_HYPER_TIMING_CFG_CS_MAX(val) |
|
#define | UDMA_HYPER_MBA0_RESERVED_GET(value) |
|
#define | UDMA_HYPER_MBA0_RESERVED_GETS(value) |
|
#define | UDMA_HYPER_MBA0_RESERVED_SET(value, field) |
|
#define | UDMA_HYPER_MBA0_RESERVED(val) |
|
#define | UDMA_HYPER_MBA0_MBA0_GET(value) |
|
#define | UDMA_HYPER_MBA0_MBA0_GETS(value) |
|
#define | UDMA_HYPER_MBA0_MBA0_SET(value, field) |
|
#define | UDMA_HYPER_MBA0_MBA0(val) |
|
#define | UDMA_HYPER_MBA1_RESERVED_GET(value) |
|
#define | UDMA_HYPER_MBA1_RESERVED_GETS(value) |
|
#define | UDMA_HYPER_MBA1_RESERVED_SET(value, field) |
|
#define | UDMA_HYPER_MBA1_RESERVED(val) |
|
#define | UDMA_HYPER_MBA1_MBA1_GET(value) |
|
#define | UDMA_HYPER_MBA1_MBA1_GETS(value) |
|
#define | UDMA_HYPER_MBA1_MBA1_SET(value, field) |
|
#define | UDMA_HYPER_MBA1_MBA1(val) |
|
#define | UDMA_HYPER_DEVICE_TYPE_GET(value) |
|
#define | UDMA_HYPER_DEVICE_TYPE_GETS(value) |
|
#define | UDMA_HYPER_DEVICE_TYPE_SET(value, field) |
|
#define | UDMA_HYPER_DEVICE_TYPE(val) |
|
#define | UDMA_HYPER_DEVICE_DT0_GET(value) |
|
#define | UDMA_HYPER_DEVICE_DT0_GETS(value) |
|
#define | UDMA_HYPER_DEVICE_DT0_SET(value, field) |
|
#define | UDMA_HYPER_DEVICE_DT0(val) |
|
#define | UDMA_HYPER_DEVICE_DT1_GET(value) |
|
#define | UDMA_HYPER_DEVICE_DT1_GETS(value) |
|
#define | UDMA_HYPER_DEVICE_DT1_SET(value, field) |
|
#define | UDMA_HYPER_DEVICE_DT1(val) |
|
#define | UDMA_HYPER_DEVICE_SDIO_GET(value) |
|
#define | UDMA_HYPER_DEVICE_SDIO_GETS(value) |
|
#define | UDMA_HYPER_DEVICE_SDIO_SET(value, field) |
|
#define | UDMA_HYPER_DEVICE_SDIO(val) |
|
#define | UDMA_HYPER_OSPI_CMD_CMD_GET(value) |
|
#define | UDMA_HYPER_OSPI_CMD_CMD_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CMD_CMD_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CMD_CMD(val) |
|
#define | UDMA_HYPER_OSPI_CMD_SDIO_CMD_RSP_TYPE_GET(value) |
|
#define | UDMA_HYPER_OSPI_CMD_SDIO_CMD_RSP_TYPE_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CMD_SDIO_CMD_RSP_TYPE_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CMD_SDIO_CMD_RSP_TYPE(val) |
|
#define | UDMA_HYPER_OSPI_CMD_SDIO_CMD_OP_GET(value) |
|
#define | UDMA_HYPER_OSPI_CMD_SDIO_CMD_OP_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CMD_SDIO_CMD_OP_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CMD_SDIO_CMD_OP(val) |
|
#define | UDMA_HYPER_OSPI_ALTER_MODE0_GET(value) |
|
#define | UDMA_HYPER_OSPI_ALTER_MODE0_GETS(value) |
|
#define | UDMA_HYPER_OSPI_ALTER_MODE0_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_ALTER_MODE0(val) |
|
#define | UDMA_HYPER_OSPI_ALTER_MODE1_GET(value) |
|
#define | UDMA_HYPER_OSPI_ALTER_MODE1_GETS(value) |
|
#define | UDMA_HYPER_OSPI_ALTER_MODE1_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_ALTER_MODE1(val) |
|
#define | UDMA_HYPER_OSPI_CFG_CMD_SIZE_GET(value) |
|
#define | UDMA_HYPER_OSPI_CFG_CMD_SIZE_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CFG_CMD_SIZE_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CFG_CMD_SIZE(val) |
|
#define | UDMA_HYPER_OSPI_CFG_ADDR_SIZE_GET(value) |
|
#define | UDMA_HYPER_OSPI_CFG_ADDR_SIZE_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CFG_ADDR_SIZE_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CFG_ADDR_SIZE(val) |
|
#define | UDMA_HYPER_OSPI_CFG_LINE_GET(value) |
|
#define | UDMA_HYPER_OSPI_CFG_LINE_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CFG_LINE_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CFG_LINE(val) |
|
#define | UDMA_HYPER_OSPI_CFG_CMD_DTR_STR_GET(value) |
|
#define | UDMA_HYPER_OSPI_CFG_CMD_DTR_STR_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CFG_CMD_DTR_STR_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CFG_CMD_DTR_STR(val) |
|
#define | UDMA_HYPER_OSPI_CFG_ADDR_DTR_STR_GET(value) |
|
#define | UDMA_HYPER_OSPI_CFG_ADDR_DTR_STR_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CFG_ADDR_DTR_STR_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CFG_ADDR_DTR_STR(val) |
|
#define | UDMA_HYPER_OSPI_CFG_DATA_DTR_STR_GET(value) |
|
#define | UDMA_HYPER_OSPI_CFG_DATA_DTR_STR_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CFG_DATA_DTR_STR_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CFG_DATA_DTR_STR(val) |
|
#define | UDMA_HYPER_OSPI_CFG_DATA_DTR_MSB_GET(value) |
|
#define | UDMA_HYPER_OSPI_CFG_DATA_DTR_MSB_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CFG_DATA_DTR_MSB_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CFG_DATA_DTR_MSB(val) |
|
#define | UDMA_HYPER_OSPI_CSN_INDEX_GET(value) |
|
#define | UDMA_HYPER_OSPI_CSN_INDEX_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CSN_INDEX_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CSN_INDEX(val) |
|
#define | UDMA_HYPER_OSPI_CSN_AUTO_EN_GET(value) |
|
#define | UDMA_HYPER_OSPI_CSN_AUTO_EN_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CSN_AUTO_EN_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CSN_AUTO_EN(val) |
|
#define | UDMA_HYPER_OSPI_CSN_RESERVED_GET(value) |
|
#define | UDMA_HYPER_OSPI_CSN_RESERVED_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CSN_RESERVED_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CSN_RESERVED(val) |
|
#define | UDMA_HYPER_OSPI_CSN_DIRECT_CTRL_GET(value) |
|
#define | UDMA_HYPER_OSPI_CSN_DIRECT_CTRL_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CSN_DIRECT_CTRL_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CSN_DIRECT_CTRL(val) |
|
#define | UDMA_HYPER_OSPI_CSN_VALUE_GET(value) |
|
#define | UDMA_HYPER_OSPI_CSN_VALUE_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CSN_VALUE_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CSN_VALUE(val) |
|
#define | UDMA_HYPER_OSPI_CSN_SDIO_DATA_QUAD_GET(value) |
|
#define | UDMA_HYPER_OSPI_CSN_SDIO_DATA_QUAD_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CSN_SDIO_DATA_QUAD_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CSN_SDIO_DATA_QUAD(val) |
|
#define | UDMA_HYPER_OSPI_CSN_SDIO_DATA_QUAD_DDR_GET(value) |
|
#define | UDMA_HYPER_OSPI_CSN_SDIO_DATA_QUAD_DDR_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CSN_SDIO_DATA_QUAD_DDR_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CSN_SDIO_DATA_QUAD_DDR(val) |
|
#define | UDMA_HYPER_OSPI_CSN_SDIO_BLOCK_NUM_GET(value) |
|
#define | UDMA_HYPER_OSPI_CSN_SDIO_BLOCK_NUM_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CSN_SDIO_BLOCK_NUM_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CSN_SDIO_BLOCK_NUM(val) |
|
#define | UDMA_HYPER_OSPI_CSN_SDIO_BLOCK_SIZE_GET(value) |
|
#define | UDMA_HYPER_OSPI_CSN_SDIO_BLOCK_SIZE_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CSN_SDIO_BLOCK_SIZE_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CSN_SDIO_BLOCK_SIZE(val) |
|
#define | UDMA_HYPER_OSPI_CSN_SDIO_AUTO_STOP_GET(value) |
|
#define | UDMA_HYPER_OSPI_CSN_SDIO_AUTO_STOP_GETS(value) |
|
#define | UDMA_HYPER_OSPI_CSN_SDIO_AUTO_STOP_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_CSN_SDIO_AUTO_STOP(val) |
|
#define | UDMA_HYPER_OSPI_JEDEC_RESET_USER_CTRL_SDO0_EN_GET(value) |
|
#define | UDMA_HYPER_OSPI_JEDEC_RESET_USER_CTRL_SDO0_EN_GETS(value) |
|
#define | UDMA_HYPER_OSPI_JEDEC_RESET_USER_CTRL_SDO0_EN_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_JEDEC_RESET_USER_CTRL_SDO0_EN(val) |
|
#define | UDMA_HYPER_OSPI_JEDEC_RESET_USER_CTRL_SDO0_VALUE_GET(value) |
|
#define | UDMA_HYPER_OSPI_JEDEC_RESET_USER_CTRL_SDO0_VALUE_GETS(value) |
|
#define | UDMA_HYPER_OSPI_JEDEC_RESET_USER_CTRL_SDO0_VALUE_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_JEDEC_RESET_USER_CTRL_SDO0_VALUE(val) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_OPT_READ_EN_CS_GET(value) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_OPT_READ_EN_CS_GETS(value) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_OPT_READ_EN_CS_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_OPT_READ_EN_CS(val) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_REAL_ADDR_EN_GET(value) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_REAL_ADDR_EN_GETS(value) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_REAL_ADDR_EN_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_REAL_ADDR_EN(val) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_PSRAM_READ_BIT_GET(value) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_PSRAM_READ_BIT_GETS(value) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_PSRAM_READ_BIT_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_PSRAM_READ_BIT(val) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_PSRAM_CMD_EN_GET(value) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_PSRAM_CMD_EN_GETS(value) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_PSRAM_CMD_EN_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_PSRAM_CMD_EN(val) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_PSRAM_ADDR_EVEN_GET(value) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_PSRAM_ADDR_EVEN_GETS(value) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_PSRAM_ADDR_EVEN_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_PSRAM_ADDR_EVEN(val) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_PSRAM_CROSS_BOUNDARY_EN_GET(value) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_PSRAM_CROSS_BOUNDARY_EN_GETS(value) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_PSRAM_CROSS_BOUNDARY_EN_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_RAM_OPT_PSRAM_CROSS_BOUNDARY_EN(val) |
|
#define | UDMA_HYPER_OSPI_ALTER_XIP_MODE0_GET(value) |
|
#define | UDMA_HYPER_OSPI_ALTER_XIP_MODE0_GETS(value) |
|
#define | UDMA_HYPER_OSPI_ALTER_XIP_MODE0_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_ALTER_XIP_MODE0(val) |
|
#define | UDMA_HYPER_OSPI_ALTER_XIP_MODE1_GET(value) |
|
#define | UDMA_HYPER_OSPI_ALTER_XIP_MODE1_GETS(value) |
|
#define | UDMA_HYPER_OSPI_ALTER_XIP_MODE1_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_ALTER_XIP_MODE1(val) |
|
#define | UDMA_HYPER_OSPI_REG_XIP_XIP_LATENCY0_GET(value) |
|
#define | UDMA_HYPER_OSPI_REG_XIP_XIP_LATENCY0_GETS(value) |
|
#define | UDMA_HYPER_OSPI_REG_XIP_XIP_LATENCY0_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_REG_XIP_XIP_LATENCY0(val) |
|
#define | UDMA_HYPER_OSPI_REG_XIP_XIP_LATENCY1_GET(value) |
|
#define | UDMA_HYPER_OSPI_REG_XIP_XIP_LATENCY1_GETS(value) |
|
#define | UDMA_HYPER_OSPI_REG_XIP_XIP_LATENCY1_SET(value, field) |
|
#define | UDMA_HYPER_OSPI_REG_XIP_XIP_LATENCY1(val) |
|
#define | UDMA_HYPER_LINE_2D_LINE_GET(value) |
|
#define | UDMA_HYPER_LINE_2D_LINE_GETS(value) |
|
#define | UDMA_HYPER_LINE_2D_LINE_SET(value, field) |
|
#define | UDMA_HYPER_LINE_2D_LINE(val) |
|
#define | UDMA_HYPER_STRIDE_2D_STRIDE_GET(value) |
|
#define | UDMA_HYPER_STRIDE_2D_STRIDE_GETS(value) |
|
#define | UDMA_HYPER_STRIDE_2D_STRIDE_SET(value, field) |
|
#define | UDMA_HYPER_STRIDE_2D_STRIDE(val) |
|
#define | UDMA_HYPER_BURST_ENABLE_CS0_AUTO_BURST_ENABLE_GET(value) |
|
#define | UDMA_HYPER_BURST_ENABLE_CS0_AUTO_BURST_ENABLE_GETS(value) |
|
#define | UDMA_HYPER_BURST_ENABLE_CS0_AUTO_BURST_ENABLE_SET(value, field) |
|
#define | UDMA_HYPER_BURST_ENABLE_CS0_AUTO_BURST_ENABLE(val) |
|
#define | UDMA_HYPER_BURST_ENABLE_CS1_AUTO_BURST_ENABLE_GET(value) |
|
#define | UDMA_HYPER_BURST_ENABLE_CS1_AUTO_BURST_ENABLE_GETS(value) |
|
#define | UDMA_HYPER_BURST_ENABLE_CS1_AUTO_BURST_ENABLE_SET(value, field) |
|
#define | UDMA_HYPER_BURST_ENABLE_CS1_AUTO_BURST_ENABLE(val) |
|
#define | UDMA_HYPER_BURST_ENABLE_CS0_MAXIMUM_CHECK_ENABLE_GET(value) |
|
#define | UDMA_HYPER_BURST_ENABLE_CS0_MAXIMUM_CHECK_ENABLE_GETS(value) |
|
#define | UDMA_HYPER_BURST_ENABLE_CS0_MAXIMUM_CHECK_ENABLE_SET(value, field) |
|
#define | UDMA_HYPER_BURST_ENABLE_CS0_MAXIMUM_CHECK_ENABLE(val) |
|
#define | UDMA_HYPER_BURST_ENABLE_CS1_MAXIMUM_CHECK_ENABLE_GET(value) |
|
#define | UDMA_HYPER_BURST_ENABLE_CS1_MAXIMUM_CHECK_ENABLE_GETS(value) |
|
#define | UDMA_HYPER_BURST_ENABLE_CS1_MAXIMUM_CHECK_ENABLE_SET(value, field) |
|
#define | UDMA_HYPER_BURST_ENABLE_CS1_MAXIMUM_CHECK_ENABLE(val) |
|
#define | UDMA_HYPER_BURST_ENABLE_2D_ENABLE_GET(value) |
|
#define | UDMA_HYPER_BURST_ENABLE_2D_ENABLE_GETS(value) |
|
#define | UDMA_HYPER_BURST_ENABLE_2D_ENABLE_SET(value, field) |
|
#define | UDMA_HYPER_BURST_ENABLE_2D_ENABLE(val) |
|
#define | UDMA_HYPER_BURST_ENABLE_2D_MODE_GET(value) |
|
#define | UDMA_HYPER_BURST_ENABLE_2D_MODE_GETS(value) |
|
#define | UDMA_HYPER_BURST_ENABLE_2D_MODE_SET(value, field) |
|
#define | UDMA_HYPER_BURST_ENABLE_2D_MODE(val) |
|
#define | UDMA_HYPER_IRQ_EN_EN_GET(value) |
|
#define | UDMA_HYPER_IRQ_EN_EN_GETS(value) |
|
#define | UDMA_HYPER_IRQ_EN_EN_SET(value, field) |
|
#define | UDMA_HYPER_IRQ_EN_EN(val) |
|
#define | UDMA_HYPER_IRQ_EN_XIP_EN_GET(value) |
|
#define | UDMA_HYPER_IRQ_EN_XIP_EN_GETS(value) |
|
#define | UDMA_HYPER_IRQ_EN_XIP_EN_SET(value, field) |
|
#define | UDMA_HYPER_IRQ_EN_XIP_EN(val) |
|
#define | UDMA_HYPER_CLK_DIV_DATA_GET(value) |
|
#define | UDMA_HYPER_CLK_DIV_DATA_GETS(value) |
|
#define | UDMA_HYPER_CLK_DIV_DATA_SET(value, field) |
|
#define | UDMA_HYPER_CLK_DIV_DATA(val) |
|
#define | UDMA_HYPER_CLK_DIV_VALID_GET(value) |
|
#define | UDMA_HYPER_CLK_DIV_VALID_GETS(value) |
|
#define | UDMA_HYPER_CLK_DIV_VALID_SET(value, field) |
|
#define | UDMA_HYPER_CLK_DIV_VALID(val) |
|
#define | UDMA_HYPER_STATUS_TX_ERROR_GET(value) |
|
#define | UDMA_HYPER_STATUS_TX_ERROR_GETS(value) |
|
#define | UDMA_HYPER_STATUS_TX_ERROR_SET(value, field) |
|
#define | UDMA_HYPER_STATUS_TX_ERROR(val) |
|
#define | UDMA_HYPER_STATUS_RX_ERROR_GET(value) |
|
#define | UDMA_HYPER_STATUS_RX_ERROR_GETS(value) |
|
#define | UDMA_HYPER_STATUS_RX_ERROR_SET(value, field) |
|
#define | UDMA_HYPER_STATUS_RX_ERROR(val) |
|
#define | UDMA_HYPER_STATUS_RX_TX_END_GET(value) |
|
#define | UDMA_HYPER_STATUS_RX_TX_END_GETS(value) |
|
#define | UDMA_HYPER_STATUS_RX_TX_END_SET(value, field) |
|
#define | UDMA_HYPER_STATUS_RX_TX_END(val) |
|
#define | UDMA_HYPER_STATUS_SDIO_RX_TX_ERROR_GET(value) |
|
#define | UDMA_HYPER_STATUS_SDIO_RX_TX_ERROR_GETS(value) |
|
#define | UDMA_HYPER_STATUS_SDIO_RX_TX_ERROR_SET(value, field) |
|
#define | UDMA_HYPER_STATUS_SDIO_RX_TX_ERROR(val) |
|
#define | UDMA_HYPER_STATUS_SDIO_RX_TX_END_GET(value) |
|
#define | UDMA_HYPER_STATUS_SDIO_RX_TX_END_GETS(value) |
|
#define | UDMA_HYPER_STATUS_SDIO_RX_TX_END_SET(value, field) |
|
#define | UDMA_HYPER_STATUS_SDIO_RX_TX_END(val) |
|
#define | UDMA_HYPER_STATUS_RESERVED_GET(value) |
|
#define | UDMA_HYPER_STATUS_RESERVED_GETS(value) |
|
#define | UDMA_HYPER_STATUS_RESERVED_SET(value, field) |
|
#define | UDMA_HYPER_STATUS_RESERVED(val) |
|
#define | UDMA_HYPER_STATUS_SDIO_ERROR_STATUS_GET(value) |
|
#define | UDMA_HYPER_STATUS_SDIO_ERROR_STATUS_GETS(value) |
|
#define | UDMA_HYPER_STATUS_SDIO_ERROR_STATUS_SET(value, field) |
|
#define | UDMA_HYPER_STATUS_SDIO_ERROR_STATUS(val) |
|
#define | UDMA_HYPER_SDIO_CMD_ARG_ARG_GET(value) |
|
#define | UDMA_HYPER_SDIO_CMD_ARG_ARG_GETS(value) |
|
#define | UDMA_HYPER_SDIO_CMD_ARG_ARG_SET(value, field) |
|
#define | UDMA_HYPER_SDIO_CMD_ARG_ARG(val) |
|
#define | UDMA_HYPER_SDIO_RSP0_RSP0_GET(value) |
|
#define | UDMA_HYPER_SDIO_RSP0_RSP0_GETS(value) |
|
#define | UDMA_HYPER_SDIO_RSP0_RSP0_SET(value, field) |
|
#define | UDMA_HYPER_SDIO_RSP0_RSP0(val) |
|
#define | UDMA_HYPER_SDIO_RSP1_RSP1_GET(value) |
|
#define | UDMA_HYPER_SDIO_RSP1_RSP1_GETS(value) |
|
#define | UDMA_HYPER_SDIO_RSP1_RSP1_SET(value, field) |
|
#define | UDMA_HYPER_SDIO_RSP1_RSP1(val) |
|
#define | UDMA_HYPER_SDIO_RSP2_RSP2_GET(value) |
|
#define | UDMA_HYPER_SDIO_RSP2_RSP2_GETS(value) |
|
#define | UDMA_HYPER_SDIO_RSP2_RSP2_SET(value, field) |
|
#define | UDMA_HYPER_SDIO_RSP2_RSP2(val) |
|
#define | UDMA_HYPER_SDIO_RSP3_RSP3_GET(value) |
|
#define | UDMA_HYPER_SDIO_RSP3_RSP3_GETS(value) |
|
#define | UDMA_HYPER_SDIO_RSP3_RSP3_SET(value, field) |
|
#define | UDMA_HYPER_SDIO_RSP3_RSP3(val) |
|