FreeRTOS port on GAP8/RISC-V
|
#define APB_SOC_CTRL_BOOTSEL_BOOTSEL_BIT |
#define APB_SOC_CTRL_BOOTSEL_BOOTSEL_MASK |
#define APB_SOC_CTRL_BOOTSEL_BOOTSEL_RESET |
#define APB_SOC_CTRL_BOOTSEL_BOOTSEL_WIDTH |
#define APB_SOC_CTRL_CL_BUSY_BUSY_BIT |
#define APB_SOC_CTRL_CL_BUSY_BUSY_MASK |
#define APB_SOC_CTRL_CL_BUSY_BUSY_RESET |
#define APB_SOC_CTRL_CL_BUSY_BUSY_WIDTH |
#define APB_SOC_CTRL_CL_ISOLATE_EN_BIT |
#define APB_SOC_CTRL_CL_ISOLATE_EN_MASK |
#define APB_SOC_CTRL_CL_ISOLATE_EN_RESET |
#define APB_SOC_CTRL_CL_ISOLATE_EN_WIDTH |
#define APB_SOC_CTRL_CLK_SEL_CLK_CLUSTER_BIT |
#define APB_SOC_CTRL_CLK_SEL_CLK_CLUSTER_MASK |
#define APB_SOC_CTRL_CLK_SEL_CLK_CLUSTER_RESET |
#define APB_SOC_CTRL_CLK_SEL_CLK_CLUSTER_WIDTH |
#define APB_SOC_CTRL_CLK_SEL_CLK_SOC_BIT |
#define APB_SOC_CTRL_CLK_SEL_CLK_SOC_MASK |
#define APB_SOC_CTRL_CLK_SEL_CLK_SOC_RESET |
#define APB_SOC_CTRL_CLK_SEL_CLK_SOC_WIDTH |
#define APB_SOC_CTRL_CORESTATUS_EOC_BIT |
#define APB_SOC_CTRL_CORESTATUS_EOC_MASK |
#define APB_SOC_CTRL_CORESTATUS_EOC_RESET |
#define APB_SOC_CTRL_CORESTATUS_EOC_WIDTH |
#define APB_SOC_CTRL_CORESTATUS_STATUS_BIT |
#define APB_SOC_CTRL_CORESTATUS_STATUS_MASK |
#define APB_SOC_CTRL_CORESTATUS_STATUS_RESET |
#define APB_SOC_CTRL_CORESTATUS_STATUS_WIDTH |
#define APB_SOC_CTRL_FC_BOOT_ADDR_BIT |
#define APB_SOC_CTRL_FC_BOOT_ADDR_MASK |
#define APB_SOC_CTRL_FC_BOOT_ADDR_RESET |
#define APB_SOC_CTRL_FC_BOOT_ADDR_WIDTH |
#define APB_SOC_CTRL_FC_FETCH_FC_FE_BIT |
#define APB_SOC_CTRL_FC_FETCH_FC_FE_MASK |
#define APB_SOC_CTRL_FC_FETCH_FC_FE_RESET |
#define APB_SOC_CTRL_FC_FETCH_FC_FE_WIDTH |
#define APB_SOC_CTRL_INFO_NB_CL_BIT |
#define APB_SOC_CTRL_INFO_NB_CL_MASK |
#define APB_SOC_CTRL_INFO_NB_CL_RESET |
#define APB_SOC_CTRL_INFO_NB_CL_WIDTH |
#define APB_SOC_CTRL_INFO_NB_CORES_BIT |
#define APB_SOC_CTRL_INFO_NB_CORES_MASK |
#define APB_SOC_CTRL_INFO_NB_CORES_RESET |
#define APB_SOC_CTRL_INFO_NB_CORES_WIDTH |
#define APB_SOC_CTRL_JTAGREG_EXTERNAL_BIT |
#define APB_SOC_CTRL_JTAGREG_EXTERNAL_MASK |
#define APB_SOC_CTRL_JTAGREG_EXTERNAL_RESET |
#define APB_SOC_CTRL_JTAGREG_EXTERNAL_WIDTH |
#define APB_SOC_CTRL_JTAGREG_INTERNAL_BIT |
#define APB_SOC_CTRL_JTAGREG_INTERNAL_MASK |
#define APB_SOC_CTRL_JTAGREG_INTERNAL_RESET |
#define APB_SOC_CTRL_JTAGREG_INTERNAL_WIDTH |
#define APB_SOC_CTRL_SLEEP_CTRL_CS_WAKEUP_TYPE_BIT |
#define APB_SOC_CTRL_SLEEP_CTRL_CS_WAKEUP_TYPE_MASK |
#define APB_SOC_CTRL_SLEEP_CTRL_CS_WAKEUP_TYPE_RESET |
#define APB_SOC_CTRL_SLEEP_CTRL_CS_WAKEUP_TYPE_WIDTH |
#define APB_SOC_CTRL_SLEEP_CTRL_EXT_WAKEUP_EN_BIT |
#define APB_SOC_CTRL_SLEEP_CTRL_EXT_WAKEUP_EN_MASK |
#define APB_SOC_CTRL_SLEEP_CTRL_EXT_WAKEUP_EN_RESET |
#define APB_SOC_CTRL_SLEEP_CTRL_EXT_WAKEUP_EN_WIDTH |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_CLUSTER_WAKESTATE_BIT |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_CLUSTER_WAKESTATE_MASK |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_CLUSTER_WAKESTATE_RESET |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_CLUSTER_WAKESTATE_WIDTH |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_EXTWAKE_EN_BIT |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_EXTWAKE_EN_MASK |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_EXTWAKE_EN_RESET |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_EXTWAKE_EN_WIDTH |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_EXTWAKE_TYPE_BIT |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_EXTWAKE_TYPE_MASK |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_EXTWAKE_TYPE_RESET |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_EXTWAKE_TYPE_WIDTH |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_MRAM_WAKESTATE_BIT |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_MRAM_WAKESTATE_MASK |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_MRAM_WAKESTATE_RESET |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_MRAM_WAKESTATE_WIDTH |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_REBOOT_BIT |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_REBOOT_MASK |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_REBOOT_RESET |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_REBOOT_WIDTH |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_RET_MEM_BIT |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_RET_MEM_MASK |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_RET_MEM_RESET |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_RET_MEM_WIDTH |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_RTCWAKE_EN_BIT |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_RTCWAKE_EN_MASK |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_RTCWAKE_EN_RESET |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_RTCWAKE_EN_WIDTH |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_SLEEP_CTRL_BIT |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_SLEEP_CTRL_MASK |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_SLEEP_CTRL_RESET |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_SLEEP_CTRL_WIDTH |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_SMARTWAKE_EN_BIT |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_SMARTWAKE_EN_MASK |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_SMARTWAKE_EN_RESET |
#define APB_SOC_CTRL_SLEEP_CTRL_OLD_SMARTWAKE_EN_WIDTH |
#define APB_SOC_CTRL_SLEEP_CTRL_REBOOT_BIT |
#define APB_SOC_CTRL_SLEEP_CTRL_REBOOT_MASK |
#define APB_SOC_CTRL_SLEEP_CTRL_REBOOT_RESET |
#define APB_SOC_CTRL_SLEEP_CTRL_REBOOT_WIDTH |
#define APB_SOC_CTRL_SLEEP_CTRL_RTC_WAKE_EN_BIT |
#define APB_SOC_CTRL_SLEEP_CTRL_RTC_WAKE_EN_MASK |
#define APB_SOC_CTRL_SLEEP_CTRL_RTC_WAKE_EN_RESET |
#define APB_SOC_CTRL_SLEEP_CTRL_RTC_WAKE_EN_WIDTH |
#define APB_SOC_CTRL_SLEEP_CTRL_SDO_WAKEUP_TYPE_BIT |
#define APB_SOC_CTRL_SLEEP_CTRL_SDO_WAKEUP_TYPE_MASK |
#define APB_SOC_CTRL_SLEEP_CTRL_SDO_WAKEUP_TYPE_RESET |
#define APB_SOC_CTRL_SLEEP_CTRL_SDO_WAKEUP_TYPE_WIDTH |
#define APB_SOC_CTRL_SLEEP_CTRL_WAKEUP_BIT |
#define APB_SOC_CTRL_SLEEP_CTRL_WAKEUP_MASK |
#define APB_SOC_CTRL_SLEEP_CTRL_WAKEUP_RESET |
#define APB_SOC_CTRL_SLEEP_CTRL_WAKEUP_WIDTH |
#define APB_SOC_CTRL_WAKEUP_CTRL_MUX_BIT |
#define APB_SOC_CTRL_WAKEUP_CTRL_MUX_MASK |
#define APB_SOC_CTRL_WAKEUP_CTRL_MUX_RESET |
#define APB_SOC_CTRL_WAKEUP_CTRL_MUX_WIDTH |
#define APB_SOC_CTRL_WAKEUP_CTRL_SPIS_MODE_BIT |
#define APB_SOC_CTRL_WAKEUP_CTRL_SPIS_MODE_MASK |
#define APB_SOC_CTRL_WAKEUP_CTRL_SPIS_MODE_RESET |
#define APB_SOC_CTRL_WAKEUP_CTRL_SPIS_MODE_WIDTH |
#define APB_SOC_CTRL_WAKEUP_CTRL_SPIS_RSTN_BIT |
#define APB_SOC_CTRL_WAKEUP_CTRL_SPIS_RSTN_MASK |
#define APB_SOC_CTRL_WAKEUP_CTRL_SPIS_RSTN_RESET |
#define APB_SOC_CTRL_WAKEUP_CTRL_SPIS_RSTN_WIDTH |
#define APB_SOC_CTRL_WAKEUP_CTRL_SPIS_SW_DONE_BIT |
#define APB_SOC_CTRL_WAKEUP_CTRL_SPIS_SW_DONE_MASK |
#define APB_SOC_CTRL_WAKEUP_CTRL_SPIS_SW_DONE_RESET |
#define APB_SOC_CTRL_WAKEUP_CTRL_SPIS_SW_DONE_WIDTH |